
NCV7513
DRN X
IN X
FLTB
SHORTED
LOAD
THRESHOLD
t FF
50%
Figure 7. Filter Timing Diagram
OPEN LOAD
THRESHOLD
t FF
50%
GAT X
t BL(ON)
t FR
t FF
t FR
t BL(ON)
t FR
DRN X
SHORTED LOAD THRESHOLD (FLTREF)
IN X
Figure 8. Fault Refresh Timing Diagram
CSB
CSB
SETUP
TRANSFER
DELAY
SCLK
1
SI
SETUP
16
CSB
HOLD
SI
HOLD
SI
MSB IN
BITS 14...1
LSB IN
CSB to
SO VALID
SO
MSB OUT
SO
DELAY
BITS 14...1
LSB OUT
SO
RISE,FALL
SEE
NOTE
80% V DD
20% V DD
Note: Not defined but usually MSB of data just received.
Figure 9. SPI Timing Diagram
http://onsemi.com
10